ABSTRACT An improved trench lateral double-diffused MOSFET (T-LDMOS) is proposed. It has a quasi vertical super junction (QVSJ) drift region and adopts a resistive field plate (RFP) to help QVSJ satisfy charge-balance. The realization of RFP barely complicates the device fabrication, but it motivates QVSJ to significantly improve the relationship between breakdown voltage (BV) and specific on-state resistance (R ON,SP ). The simulation results show that compared with the conventional QVSJ T-LDMOS, the proposed one gains the R ON,SP reduced by about 79% under the same BV requirement of about 500 V. It therefore presents an excellent figure of merit (FOM) (FOM = BV 2 /R ON,SP , Baliga's FOM) up to 29.8 MW/cm 2 , which is superior to the prior art and exhibits a bright prospect of saving energy.
I. INTRODUCTION
As a famous power device, the lateral double-diffused MOSFET (LDMOS) is widely used in power ICs since its coplanar electrodes facilitate the system integration on one chip. However, to sustain enough voltage between the surface electrodes in the off-state, it usually requires a fairly wide drift region, which leads to a strained relationship between the breakdown voltage (BV) and the specific on-resistance (R ON,SP ). This finally leads to enormous power loss [1] .
To make LDMOS more efficient, a kind of trench LDMOS (T-LDMOS) is developed [2] - [3] . It uses a deep and narrow trench filled with dielectric to sustain most of the surface voltage. Since the trench equivalently increases the drift region length in the bulk silicon and the dielectric usually has a much stronger breakdown strength than silicon, the device width can be considerably reduced for a target BV. As a result, the value of R ON,SP , which is calculated as the on-state resistance multiplied by the chip area, is able to be reduced.
Based on the common structure of T-LDMOS, many improved structures are proposed [4] - [12] , such as the ones with vertical field plates in the trench [7] - [9] , and the ones with variable-k trench-dielectric [10] - [12] . Recently, many studies start applying a well-known technique of super junction (SJ) to the LDMOS [13] - [16] , as well as to the T-LDMOS [17] - [20] , such as the T-LDMOS with a quasi vertical (QV) SJ structure [17] , [19] , [20] and that with a lateral SJ structure at the trench bottom [18] . However, because the trench acts as a capacitor in the off-state and disturbs the surface electric-field (e-field) distribution [19] , a QVSJ structure in T-LDMOS is hard to satisfy the important charge-balanced condition and, therefore, cannot be fully used to improve the device performance. Although some studies have paid attention to deal with that, they mostly rely on some costly process to realize the complex structures, such as the drift region with the variation vertical doping [19] and the trapezoidal trench [20] .
In this paper, a new QVSJ T-LDMOS is proposed and studied by simulation. It features a resistive field plate (RFP) which is embedded in the trench and surrounded by the QVSJ drift region. Since RFP can modulate the surface e-field distribution [16] , [21] - [24] and eliminate the impact of the trench capacitor, the QVSJ region in this device is able to satisfy the charge-balanced condition. Moreover, because the realization of RFP does not need any additional mask, the fabrication process is barely complicated. The structure and theory for the proposal will be described in the following. Fig. 1(a) shows the common T-LDMOS (TLD), which is implemented on a silicon-on-insulator (SOI) substrate. Under the buried oxide layer (BOX), an n-type substrate (n-sub) is always connected to the ground. Above the BOX, a trench filled with dielectric is embedded into the middle of an n-type drift region (n-d). On the left of the trench, there are a p-type well region (p-w) and two electrodes of gate (G) and source (S). On the trench right, there is an electrode drain (D).
II. STRUCTURE AND THEORY
In the off-state, D is connected to the highest voltage while S and G are both grounded. Most of the surface voltage between D and S (V DS ) is sustained by the trench. Since the dielectric in the trench, e.g., SiO 2 or benzocyclobutene (BCB), has much stronger breakdown strength than silicon, the device width (w 1 ) can be pretty small. On the other hand, V DS is also sustained in the bulk silicon along the path of v 1 → v 2 → v 3 → v 4 . Compared with a traditional LDMOS without the trench, the drift region length is equivalently increased, which enables TLD to sustain more reverse voltage within the same device width.
However, TLD has two disadvantages. First, the doping concentration of n-d (N dn-1 ) has to be prudentially controlled for a target BV. According to Poisson equation, N dn-1 mainly determines the slope of the surface e-field distribution which is along the path of v 1 → v 2 → v 3 → v 4 . A higher N dn-1 is commonly associated with a more sloped e-field distribution as well as a smaller BV. Second, the trench produces not only benefits but also forfeits. It acts as a capacitor (C trench ) taking the adjacent semiconductor regions as the plates. In TLD, the negative plate is p-w and the positive one is the n-d on the right side of the trench. When the device is in the off-state, C trench expropriates the electric flux (e-flux) emitted by the ionized donors in the positive plate and sends it to p-w via the left n-d. Therefore, the e-field peak beside p-w is further increased and BV is impaired. To obtain enough BV, TLD has to increase w 1 with the purpose of reducing C trench and decrease N dn-1 to flat the surface e-field distribution, which both lead to an increase in R ON,SP . Fig. 1(b) shows the conventional QVSJ T-LDMOS (TLD+QVSJ), where the drift region is a QVSJ structure consisting of n-d and a p-type layer (p-d). In the off-state, QVSJ is depleted. If it is charge-balanced, namely the e-flux emitted by the ionized donors in n-d is fully absorbed by the ionized acceptors in p-d, the surface e-field distribution will no longer be threatened by the doping concentration of n-d (N dn-2 ). Unfortunately, due to the aforementioned impact of C trench , QVSJ here is hard to realize charge-balance. In Fig. 1(b) , the negative plate of C trench contains the p-d on the left of the trench. The e-flux transited by C trench is partly absorbed by the ionized acceptors in the left p-d. This hinders the left p-d from compensating the left n-d. Moreover, since the voltage applied on C trench is vertically varying, from that as high as V DS on the surface to that being very small at the trench bottom, C trench impacts the e-flux flowing with different intensity at different depth. As a result, if QVSJ is controlled to be charge-balanced at one depth and one side of the trench, it is undoubtedly charge-imbalanced at another depth or another side. Thus, although TLD+QVSJ can have an enhanced N dn-2 due to the charge compensation effect and can have a reduced e-field peak beside p-w, it needs adequate trench width (w 2 ) to weaken the impact of C trench as well as the degree of charge-imbalance. Fig. 1(c) shows the proposed device (TLD+QVSJ+RFP), which features an additional RFP layer. Due to the excellent ability to modulate the e-field distribution, RFP has been widely used in power devices for many years [21] . Most of the RFP films are implemented by semi-insulating poly-crystalline silicon (SIPOS), which can be deposited with uniform thickness and uniform resistivity [22] . In the proposed device, the both ends of RFP are connected to the surface electrodes. When the device sustains a reverse voltage, a current is flowing from D to S along RFP. Since the resistivity of SIPOS is usually within the range of 1×10 8 to 1×10 10 ·cm [21] , the current is so weak that it barely increases the power loss. But the current is able to produce a uniform potential distribution on the RFP layer, which modulates the surface e-field distribution to be flat and protects the QVSJ structure from the impact of C trench . Therefore, in the design of the proposed device, people can reduce the trench width (w 3 ) and increase the doping concentration of n-d (N dn-3 ) as far as possible in theory. The advantages of the trench and the SJ techniques are accordingly furthest promoted. Fig. 2 extracts some characteristic e-flux lines from the simulation results which will be expounded later. It verifies the above analyses and demonstrates that the impact of C trench is fully restrained by the application of RFP. 
III. SIMULATION AND OPTIMIZATION
The devices are studied by 2D simulation in Medici and Sentaurus with four models of (ANALYTIC/CONMOB), FLDMOB, SRFMOB2, and IMPACT.I [25] - [28] . The trench dielectric is defined as BCB [27] - [28] . RFP is defined as SIPOS with the thickness of 200 nm. On top of that, some basic parameters, such as the BOX thickness (t 1 ), the substrate doping concentration (N sub ) and the thickness of n-d and p-d (t 0 ), are fixed as listed in Table 1 . All the devices are optimized under the BV requirement of be larger than 500 V. Fig. 3 shows the optimization for TLD. In this figure, the values of N dn-1 and d 1 have been optimized in advance. They are selected for each w 1 from a substantial number of simulation results, under the requirement that BV is larger than 500 V and with the objective of getting R ON,SP as small as possible. From Fig. 3 , it can be observed that the allowed N dn-1 which satisfies the requirement of BV is increased with w 1 . This is exactly due to that the impact of C trench is restrained by the increase in w 1 . However, it can also be observed that when w 1 is larger than 20 μm, although the allowed N dn-1 continues to increase with w 1 , R ON,SP begins to increase as well. This is because the increased w 1 leads to an increase in chip area and total drift length, which produces influence on R ON,SP stronger than that produced by the increase in N dn-1 at this time. According to the simulation results, the parameters associated with the lowest R ON,SP are selected for the following study. TLD with these parameters presents R ON,SP of about 110 m ·cm 2 and BV of about 502 V.
For TLD+QVSJ, a similar but more complex preliminary optimization is executed to select the values of the trench depth (d 2 ), doping concentration of p-d (N dp-2 ) and N dn-2 for each w 2 . Then, the parameters associated with the lowest R ON,SP are selected as shown in Fig. 4 . As the change trend of R ON,SP as a function of w 2 is similar to that has been revealed in Fig. 3 , it is not repeated here. After the optimization, TLD+QVSJ presents R ON,SP of about 46 m ·cm 2 with BV of about 501 V.
As analyzed before, RFP enables TLD+QVSJ+RFP to own a uniform surface e-field distribution, so w 3 can be pretty small in theory. However, in terms of the practical fabrication, w 3 is retained to 3 μm and the trench depth (d 3 ) is set to 15 μm. Such a trench is able to be etched and filled with high quality [29] - [32] . When N dn-3 is set to be 2.2×10 16 cm −3 , BV can be larger than 500 V while the resistivity of RFP (ρ RFP ) is varying within a wide range. However, as shown in Fig. 5 , With the decrease in ρ RFP , the effect of RFP is enhanced and BV is increased, but I RFP is increased as well. When ρ RFP equals 1×10 9 ·cm, the density of the leakage current through RFP (I RFP ) is about 10 −13 A/μm, approximating to the leakage current density of TLD+QVSJ. Hence, in terms of a trade-off between BV and I RFP , ρ RFP is selected to be 1×10 9 ·cm. Moreover, the contacts between RFP and the electrodes should be noticed [33] . There usually is a difference between the simulation and the realistic situation in the metallization effect [34] . If the practical metallization is not performed well, an immensely increased contact resistance will reduce I RFP and impair the benefits brought by RFP. The above simulations are executed assuming that the devices are working at room temperature. If the working temperature changes, the device performance will be accordingly varied. As shown in Fig. 6 , BV of TLD+QVSJ+RFP presents a positive temperature coefficient, which is similar to that of an ordinary MOSFET. This is due to the suppressed avalanche breakdown in high temperature and makes the device more stable. Finally, the proposed TLD+QVSJ+RFP with the parameters listed in Table 1 obtains R ON,SP of only 9.36 m ·cm 2 with BV of 528.5 V. This BV is larger than the target, so a better R ON,SP can be expected by increasing N dn-3 . However, a higher N dn-3 enhances the field strength between n-d and p-d, which impairs the ability of the device to resist various process errors. As a trade-off between performance and reliability, the parameters not associated with the best performance are selected for the following study. Fig. 7 shows the critical e-field distribution in the trench of the proposed device. The e-field strength sustained by the trench dielectric, including the BCB inside RFP and the BCB acting as the buffer layer between RFP and silicon, does not exceed 2.3 MV/cm. This is smaller than the allowed 5.3 MV/cm [28] , [35] . Fig. 8 compares the potential distribution when the devices are all in the case of critical breakdown. For TLD, w 1 is very large while N dn-1 is very small, but its potential distribution is not uniform as shown in Fig. 8(a) . This is exactly attributed to the impact of C trench . In the right n-d, C trench extracts some e-flux emitted by the ionized donors and improves the potential distribution there. However, on the left, C trench sends some e-flux to p-w via n-d and worsens the potential distribution there. For TLD+QVSJ, the application of QVSJ decreases w 2 to be 13 μm and increases N dn-2 as large as 1.6×10 16 cm −3 . However, because of the impact of C trench , the QVSJ structure on the left of the trench is obviously charge-imbalanced, as shown in Fig. 8(b) . For the proposed TLD+QVSJ+RFP, RFP eliminates the impact of C trench . A uniform potential distribution is therefore obtained when w 3 is only 3 μm and N dn-3 is as large as 2.2×10 16 cm −3 , as shown in Fig. 8(c) . Fig. 9 further verifies the advantage of the proposal by comparing the surface e-field distribution. In order to provide a clear view, the abscissa is normalized as the distance away from v 1 divided by the total drift region length. It is obvious that due to the combined application of QVSJ and RFP, the proposed device gains more uniform surface e-field distribution on both sides of the trench. Fig. 10 compares the forward performance. When G and D are both connected to an increased voltage (V GS = V DS ), the current flowing from D to S (I DS ) is accordingly increased. It is observed that the threshold voltages for the three devices all approximate to 2.3 V but the proposed one has the current increasing more rapidly. The inset shows the output I-V curves when V GS is biased at 10 V. At the V DS of 0.5 V, I DS for the TLD, TLD+QVSJ and TLD+QVSJ+RFP are about 1.09, 1.85 and 3.73 μA/μm, respectively. Combined with the device width listed in Table 1 , their R ON,SP are calculated to be about 110, 46 and 9.36 m ·cm 2 , respectively. In comparison with TLD+QVSJ, the proposed TLD+QVSJ+RFP has the R ON,SP reduced by about 79% under the same BV requirement. Fig. 11 compares the BV ∼ R ON,SP relationship between this work and the prior art of LDMOS, which includes some experimental results [14] , [36] - [38] . Although the conventional TLD+QVSJ studied in this work adopts the SJ technique, its performance is worse than the silicon limit, which reveals the impact of C trench . As the proposed device gets the help of RFP, its performance not only breaks the silicon limit but also be superior to the other techniques. To quantify the BV∼R ON,SP relationship, a classic figure of merit (FOM) is introduced, which equals BV 2 /R ON,SP [4] - [20] . The inset lists the FOM of some T-LDMOS reported recently. Because the impact of C trench is eliminated by RFP and the advantage of SJ is fully developed, the proposed device obtains the FOM up to 29.8 MW/cm 2 , which is better than the state-of-the-art.
IV. COMPARISON OF PERFORMANCE
To study the dynamic performance, the three devices are tested by a typical circuit as shown in Fig. 12(a) , where the device area, the inductance current and the duty cycle are set to be 5 mm 2 , 2 A, and 50%, respectively. Fig. 12(b) presents the turn-on process, where G is triggered by a 1-ns rising edge at the time of 0 ns. Fig. 12(c) presents the turn-off process, where G is triggered by a 1-ns falling edge at the time of 0 ns. Because TLD+QVSJ+RFP contains more cells under the same area and has a more heavily doped drift region, its gate is harder to drive while more charge need be stored and released during the switching process. Therefore, TLD+QVSJ+RFP presents a longer switching time and dissipates more energy. From this point of view, the proposal seems to be not efficient, but energy-wasteful instead. However, actually the total average-power (P total ) consumed by the device consists of four parts, i.e., that from the turn-on and turn-off process, that from the off-state (P off ) and that from the on-state (P on ). P off is usually ignored because the reverse leakage current is quite small. P on for TLD, TLD+QVSJ and TLD+QVSJ+RFP operating in this circuit are 4.45, 2.01 and 0.37 W, respectively, as shown in Fig. 12(d) . The wide gap of P on stems from the aforementioned distinction of FOM and, as a result, TLD+QVSJ+RFP exhibits a much smaller P total than the others, especially at the frequency of 10∼200 kHz which is usually adopted in a switching mode power supply (SMPS) [1] .
V. DISCUSSION ON FABRICATION
A brief process flow is designed for the proposal. It starts from an SOI substrate as shown in Fig. 13(a) . Then, as shown in Fig. 13(b) and Fig. 13(c) , the silicon is etched and an QVSJ structure is formed probably by the traditional thermal diffusion or the angle ion-implantation [39] . After that, a thin buffer layer of BCB, an RFP layer of SIPOS, and the trench dielectric of BCB are deposited in sequence as shown in Fig. 13(d) . Finally, a process of Chemical Mechanical Polishing (CMP) is executed to obtain a smooth surface as shown in Fig. 13 (e) and some common CMOS-compatible processes are performed to realize the p-w, trench gate, source and drain active regions, contacts, metal and so on, as shown in Fig. 13(f) . The above process flow can also be used to fabricate TLD+QVSJ as long as RFP is not deposited in Fig. 13(d) . In the fabrication process of TLD+QVSJ+RFP, the RFP layer coats wafer without distinction and is pruned by CMP without masks, so the realization of it barely complicates the process compared with that for TLD+QVSJ.
During the fabrication, there are at least two process errors should be attached great importance to. First is that happening in the formation of QVSJ. If the amounts of the impurities in n-d and p-d deviate from the preliminary design, QVSJ will fall into the status of charge-imbalance. Fig. 14 shows the influence of the deviation of N dn and N dp on BV. When the deviation range is ±2%, BV is decreased by about 18.7% for TLD+QVSJ, and only by about 1.5% for TLD+QVSJ+RFP. The latter has an excellent ability to resist the impact of charge-imbalance, which also benefits from the effect of RFP. Second is the process error possibly appearing at the deposition of RFP. Except the influence of the variation of ρ RFP and the contact of RFP which have been discussed before, the variation of the thickness of RFP (t RFP ) would impact BV as well. If RFP is uniform, it is not difficult to speculate that a larger t RFP would benefit the surface e-field distribution and result in an increased BV as well as an increased I RFP . If RFP is not uniform, the difference between the t RFP at the trench bottom and that on the trench sidewall will vary the potential distribution on RFP. Fig. 15 compares the potential distribution of the proposed device with different RFP step-coverages, where TLD+QVSJ, if N dn-2 and N dp-2 are both varied in a range of ±2%, the minimum BV is about 407 V. (b) For the proposed TLD+QVSJ+RFP, if N dn-3 and N dp-3 are both varied in the range of ±2%, its BV maintains to be larger than 520 V. the step-coverage is defined as the ratio of the sidewall thickness to the bottom thickness [40] . With the increase in step-coverage, RFP at the bottom sustains more voltage than that on the sidewall, and the potential distribution becomes not uniform which impacts BV and changes the breakdown point. According to the simulation results, even when the step-coverage varies in a wide range of ± 50%, BV of the proposed device is still larger than 479 V, which should be acceptable in a practical fabrication.
VI. CONCLUSION
In this paper, the T-LDMOS is improved by the QVSJ and RFP techniques. Due to the effect of RFP, the device width and the doping of QVSJ are both greatly optimized, which contributes to an excellent device performance verified by simulation. Moreover, the fabrication of the proposed device is discussed. Compared with the conventional QVSJ T-LDMOS, the addition of RFP barely increases the process complexity. This work is therefore believed to be appealing to the field of power electronics. (M'18) 
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